100 MHz to 44 GHz

## Data Sheet

## FEATURES

Ultrawideband frequency range: $100 \mathbf{~ M H z}$ to $\mathbf{4 4} \mathbf{~ G H z}$
Nonreflective design
Low insertion loss
1.2 dB to 18 GHz
1.7 dB to 26 GHz
2.4 dB to 40 GHz
3.8 dB to 44 GHz

High isolation
55 dB to 18 GHz
53 dB to 26 GHz
50 dB to 40 GHz
45 dB to 44 GHz
High input linearity
P1dB: 27 dBm typical
IP3: 53 dBm typical
High power handling
24 dBm insertion loss path
$\mathbf{2 4 ~ d B m}$ isolation path
All off state control
No low frequency spurious signals
0.1 dB RF settling time: 40 ns typical

20-terminal, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LGA package
Pin compatible with ADRF5027, low frequency cutoff version

## APPLICATIONS

## Industrial scanners

## Test and instrumentation

Cellular infrastructure: 5G mmWave
Military radios, radars, electronic counter measures (ECMs)
Microwave radios and very small aperture terminals (VSATs)

## GENERAL DESCRIPTION

The ADRF5026 is a nonreflective, single-pole, double-throw (SPDT) radio frequency ( RF ) switch manufactured in a silicon process.
The ADRF5026 operates from 100 MHz to 44 GHz with better than 3.8 dB of insertion loss and 45 dB of isolation. The ADRF5026 features an all off control, where both RF ports are in an isolation state. The ADRF5026 has a nonreflective design and both of the RF ports are internally terminated to $50 \Omega$.

The ADRF5026 requires a dual-supply voltage of +3.3 V and -3.3 V. The device employs complimentary metal-oxide semiconductor/low-voltage transistor-transistor logic (CMOS/LVTTL) logic-compatible controls.

## FUNCTIONAL BLOCK DIAGRAM



The ADRF5026 is pin-compatible with the ADRF5027 low frequency cutoff version, which operates from 9 kHz to 44 GHz .
The ADRF5026 RF ports are designed to match a characteristic impedance of $50 \Omega$. For ultrawideband products, impedance matching on the RF transmission lines can further optimize high frequency insertion loss and return loss characteristics. Refer to the Narrow-Band Impedance Matching section for an example of a matched circuit that achieves a flat insertion loss response of 2.4 dB from 28 GHz to 43 GHz .
The ADRF5026 comes in a 20-terminal, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$, RoHScompliant, land grid array (LGA) package and can operate from $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

Rev. 0

## ADRF5026

## TABLE OF CONTENTS



## REVISION HISTORY

## 7/2018-Revision 0: Initial Version

Pin Configuration and Function Descriptions ..... 6
Interface Schematics .....  6
Typical Performance Characteristics .....  7
Insertion Loss, Return Loss, and Isolation .....  .7
Input Power Compressions and Third-Order Intercept .....  8
Theory of Operation .....  9
Applications Information ..... 10
Evaluation Board ..... 10
Probe Matrix Board ..... 11
Outline Dimensions ..... 13
Ordering Guide ..... 13

## SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS

$\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{VSS}=-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}} / \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ or VDD , and $\mathrm{T}_{\mathrm{CASE}}=25^{\circ} \mathrm{C}$ in a $50 \Omega$ system, unless otherwise noted.
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE |  |  | 100 |  | 44,000 | MHz |
| INSERTION LOSS <br> Between RFC and RF1/RF2 | IL | 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to $44 \mathrm{GHz}^{1}$ |  | $\begin{aligned} & 1.2 \\ & 1.7 \\ & 2.2 \\ & 2.4 \\ & 3.8 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB |
| RETURN LOSS RFC and RF1/RF2 (On) <br> RF1/RF2 (Off) | RL | 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to $44 \mathrm{GHz}^{1}$ <br> 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to $44 \mathrm{GHz}{ }^{1}$ |  | $\begin{aligned} & 22 \\ & 12 \\ & 9 \\ & 10 \\ & 7 \\ & 23 \\ & 23 \\ & 21 \\ & 13 \\ & 12 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| ISOLATION <br> Between RFC and RF1/RF2 <br> Between RF1 and RF2 |  | 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to 44 GHz <br> 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to 44 GHz |  | $\begin{aligned} & 55 \\ & 53 \\ & 53 \\ & 50 \\ & 45 \\ & 63 \\ & 60 \\ & 60 \\ & 63 \\ & 55 \end{aligned}$ |  |  |
| SWITCHING CHARACTERISTICS <br> Rise and Fall Time <br> On and Off Time <br> RF Settling Time <br> 0.1 dB <br> 0.05 dB | $\mathrm{t}_{\text {RISE, }} \mathrm{t}_{\text {fall }}$ ton, toff | $10 \%$ to $90 \%$ of RF output <br> $50 \%$ of triggered $\mathrm{V}_{\text {CTRL }}$ to $90 \%$ of RF output <br> $50 \%$ of triggered $\mathrm{V}_{\text {ствL }}$ to 0.1 dB of final RF output $50 \%$ of triggered $\mathrm{V}_{\text {стRL }}$ to 0.05 dB of final RF output |  | $\begin{aligned} & 3 \\ & 14 \\ & 40 \\ & 45 \\ & \hline \end{aligned}$ |  | ns ns <br> ns ns |
| INPUT LINEARITY ${ }^{2}$ <br> 1 dB Compression <br> Third-Order Intercept | $\begin{aligned} & \text { P1dB } \\ & \text { IP3 } \end{aligned}$ | $100 \mathrm{MHz} \text { to } 40 \mathrm{GHz}$ <br> Two-tone input power $=12 \mathrm{dBm}$ each tone, $\Delta \mathrm{f}=1 \mathrm{MHz}$ |  | $\begin{aligned} & 27 \\ & 53 \end{aligned}$ |  | dBm dBm |
| SUPPLY CURRENT <br> Positive <br> Negative | $\begin{aligned} & \mathrm{I} D \mathrm{D} \\ & \mathrm{ISS}^{2} \end{aligned}$ | VDD and VSS pins |  | $\begin{aligned} & 2 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |


| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL CONTROL INPUTS |  | CTRL and EN pins |  |  |  |  |
| Voltage |  |  |  |  |  |  |
| Low | $\mathrm{V}_{\text {INL }}$ |  | 0 |  | 0.8 | V |
| High | $\mathrm{V}_{\text {INH }}$ |  | 1.2 |  | 3.3 | V |
| Current |  |  |  |  |  |  |
| Low and High Current | $\mathrm{I}_{\text {ILL, }} \mathrm{l}_{\mathrm{INH}}$ |  |  | <1 |  | $\mu \mathrm{A}$ |
| RECOMMENDED OPERATING CONDITONS |  |  |  |  |  |  |
| Supply Voltage |  |  |  |  |  |  |
| Positive | VDD |  | 3.15 |  | 3.45 | V |
| Negative | VSS |  | -3.45 |  | -3.15 | V |
| Digital Control Voltage | $V_{\text {ctrl, }}$ Ven |  | 0 |  | VDD | V |
| RF Input Power ${ }^{3}$ | PIn | $\mathrm{f}=100 \mathrm{MHz}$ to 40 GHz , $\mathrm{C}_{\text {CASE }}=85^{\circ} \mathrm{C}^{4}$ |  |  |  |  |
| Insertion Loss Path |  | RF signal is applied to the RFC or through connected RF1/RF2 |  |  | 24 | dBm |
| Isolation Path |  | RF signal is applied to terminated RF1/RF2 |  |  | 24 | dBm |
| Hot Switching |  | RF signal is present at the RFC while switching between RF1 and RF2 |  |  | 24 | dBm |
| Case Temperature | TCASE |  | -40 |  | +105 | ${ }^{\circ} \mathrm{C}$ |

${ }^{1}$ Impendence matching on RF transmission lines improves high frequency performance. Refer to the Applications Information section for more information.
${ }^{2}$ For input linearity performance vs. frequency, see Figure 11 and Figure 13.
${ }^{3}$ For power derating vs. frequency, see Figure 2 and Figure 3. This power derating is applicable for insertion loss path, isolation path, and hot switching power specifications.
${ }^{4}$ For $105^{\circ} \mathrm{C}$ operation, the power handling degrades from the $\mathrm{T}_{\text {CASE }}=85^{\circ} \mathrm{C}$ specification by 3 dB .

## ABSOLUTE MAXIMUM RATINGS

For recommended operating conditions, see Table 1.
Table 2.

| Parameter | Rating |
| :--- | :--- |
| Positive Supply Voltage | -0.3 V to +3.6 V |
| Negative Supply Voltage | -3.6 V to +0.3 V |
| Digital Control Input Voltage | -0.3 V to VDD +0.3 V |
| RF Input Power ${ }^{1}(100 \mathrm{MHz}$ to 40 GHz at |  |
| TCASE $\left.=85^{\circ} \mathrm{C}^{2}\right)$ | 26 dBm |
| Insertion Loss Path | 25 dBm |
| Isolation Path | 25 dBm |
| $\quad$ Hot Switching |  |
| Temperature | $135^{\circ} \mathrm{C}$ |
| $\quad$ Junction, TJ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Range | $260^{\circ} \mathrm{C}$ |
| $\quad$ Reflow |  |
| Electrostatic Discharge (ESD) Sensitivity |  |
| $\quad$ Human Body Model (HBM) | 500 V |
| $\quad$ RFC, RF1, RF2 Pins | 2000 V |
| $\quad$ Digital Pins | 1250 V |
| Charged Device Model (CDM) |  |

${ }^{1}$ For power derating vs. frequency, see Figure 2 and Figure 3. This power derating is applicable for insertion loss path, isolation path, and hot switching power specifications.
${ }^{2}$ For $105^{\circ} \mathrm{C}$ operation, the power handling degrades from the $T_{\text {CASE }}=85^{\circ} \mathrm{C}$ specification by 3 dB .

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
Only one absolute maximum rating can be applied at any one time.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JC}}$ is the junction to case bottom (channel to package bottom) thermal resistance.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{j}}$ | Unit |
| :--- | :--- | :--- |
| CC-20-3 |  |  |
| $\quad$ Through Path | 423 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\quad$ Terminated Path | 241 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## POWER DERATING CURVES



Figure 2. Power Derating vs. Frequency, Low Frequency Detail, $T_{\text {CASE }}=85^{\circ} \mathrm{C}$


Figure 3. Power Derating vs. Frequency, High Frequency Detail, $T_{\text {CASE }}=85^{\circ} \mathrm{C}$

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD MUST BE CONNECTED TO RF AND DC GROUND OF THE PCB.

Figure 4. Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| $\begin{array}{r} 1,2,4,5,6,7,9,10 \\ 13,16,17,19,20 \end{array}$ | GND | Ground. These pins must be connected to the RF and dc ground of the PCB. |
| 3 | RFC | RF Common Port. This pin is dc-coupled to 0 V and ac matched to $50 \Omega$. No dc blocking capacitor is necessary when the RF line potential is equal to 0 V dc. See Figure 5 for the interface schematic. |
| 8 | RF1 | RF1 Port. This pin is dc-coupled to 0 V and ac matched to $50 \Omega$. No dc blocking capacitor is necessary when the RF line potential is equal to 0 V dc . See Figure 5 for the interface schematic. |
| 11 | VDD | Positive Supply Voltage. |
| 12 | CTRL | Control Input Voltage. See Table 5 for the truth table. See Figure 6 for the interface schematic. |
| 14 | EN | Enable Input Voltage. See Table 5 for the truth table. See Figure 6 for the interface schematic. |
| 15 | VSS | Negative Supply Voltage. |
| 18 | RF2 | RF2 Port. This pin is dc-coupled to 0 V and ac matched to $50 \Omega$. No dc blocking capacitor is necessary when the RF line potential is equal to 0 V dc . See Figure 5 for the interface schematic. |
|  | EPAD | Exposed Pad. The exposed pad must be connected to the RF and dc ground of the PCB. |

## INTERFACE SCHEMATICS



Figure 5. RFC, RF1, RF2 Interface Schematic


Figure 6. CTRL, EN Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS

## INSERTION LOSS, RETURN LOSS, AND ISOLATION

$\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{VSS}=-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}} / \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ or VDD , and $\mathrm{T}_{\mathrm{CASE}}=25^{\circ} \mathrm{C}$ in a $50 \Omega$ system, unless otherwise noted.
Insertion loss and return loss are measured on the probe matrix board using ground-signal-ground (GSG) probes close to the RFx pins. Signal coupling between the probes limits the isolation performance of ADRF5026. Isolation is measured on the ADRF5026-EVALZ evaluation board. See the Applications Information section for details on the ADRF5026-EVALZ evaluation board and probe matrix board.


Figure 7. Insertion Loss vs. Frequency at Room Temperature for RF1 and RF2


Figure 8. Return Loss vs. Frequency


Figure 9. Insertion Loss vs. Frequency over Temperature


Figure 10. Isolation vs. Frequency

## ADRF5026

## INPUT POWER COMPRESSIONS AND THIRD-ORDER INTERCEPT

$\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{VSS}=-3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }} / \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ or VDD, and $\mathrm{T}_{\text {CASE }}=25^{\circ} \mathrm{C}$ in a $50 \Omega$ system, unless otherwise noted. All of the large signal performance parameters are measured on the ADRF5026-EVALZ evaluation board.


Figure 11. Input P1dB vs. Frequency


Figure 12. Input IP3 vs. Frequency


Figure 13. Input P1dB vs. Frequency (Low Frequency Detail)


Figure 14. Input IP3 vs. Frequency (Low Frequency Detail)

## ADRF5026

## THEORY OF OPERATION

The ADRF5026 requires a positive supply voltage applied to the VDD pin and a negative supply voltage applied to the VSS pin. Bypassing capacitors are recommended on the supply lines to filter high frequency noise.
All of the RF ports (RFC, RF1, and RF2) are dc-coupled to 0 V , and no dc blocking capacitors are required at the RF ports when the RF potential is equal to 0 V .

The RF ports are internally matched to $50 \Omega$. Therefore, external matching networks are not required. Impedance matching on the RF transmission lines can improve insertion loss and return loss performance at high frequencies.
The ADRF5026 integrates a driver to perform logic function internally and to provide the advantage of a simplified control interface. The driver features two digital control input pins, CTRL and EN. When the EN pin is logic low, the logic level applied to the CTRL pin determines which RF port is in insertion loss state and which RF port is in isolation state.
The ADRF5026 supports an all off state control. When the EN pin is logic high, both the RF1 to RFC path and the RF2 to RFC path are in an isolation state, regardless of the logic state of the

CTRL pin. The RF1 and RF2 ports are terminated to internal $50 \Omega$ resistors, and the RFC port becomes open reflective (see Table 5).
The ADRF5026 design is bidirectional with equal power handling capabilities. An RF input signal ( $\mathrm{RF}_{\text {IN }}$ ) can be applied to the RFC port or the RF1 or RF2 port. The isolation path provides high loss between the unselected RFx port and the insertion loss path.

The power-up sequence is as follows:

1. Power up GND.
2. Power up VDD.
3. Power up VSS.
4. Power up the digital control inputs. The relative order of the logic control inputs is not important. Powering up the digital control inputs before the VDD supply can inadvertently forward bias and damage the internal ESD protection structures.
5. Apply an RF input signal.

The power-down sequence is the reverse order of the power-up sequence.

Table 5. Control Voltage Truth Table

| Digital Control Input |  |  | RF Paths |
| :--- | :--- | :--- | :--- |
| EN | CTRL | RF1 to RFC | RF2 to RFC |
| Low | Low | Isolation (off) | Insertion loss (on) |
| Low | High | Insertion loss (on) | Isolation (off) |
| High | Low | Isolation (off) | Isolation (off) |
| High | High | Isolation (off) | Isolation (off) |

## APPLICATIONS INFORMATION

## EVALUATION BOARD

The ADRF5026-EVALZ evaluation board is a 4-layer evaluation board. The outer copper $(\mathrm{Cu})$ layers are $0.5 \mathrm{oz}(0.7 \mathrm{mil})$ plated to $1.5 \mathrm{oz}(2.2 \mathrm{mil})$ and are separated by dielectric materials. Figure 15 shows the ADRF5026-EVALZ evaluation board stack up.


Figure 15. Evaluation Board Stack Up
All RF and dc traces are routed on the top copper layer, whereas the inner and bottom layers are ground planes that provide a solid ground for the RF transmission lines. The top dielectric material is 8 mil Rogers RO4003, which offers optimal high frequency performance. The middle and bottom dielectric materials provide mechanical strength. The overall board thickness is 62 mil, which allows 2.4 mm RF launchers to be connected at the board edges.


Figure 16. Evaluation Board Layout
The RF transmission lines are designed using a coplanar waveguide (CPWG) model with a width of 14 mil and a ground spacing of 7 mil , and have a characteristic impedance of $50 \Omega$. For optimal RF and thermal grounding, as many plated through vias as possible are arranged around transmission lines and under the exposed pad of the package.
The RF input and output ports (RFC, RF1, and RF2) are connected through $50 \Omega$ transmission lines to the 2.4 mm launchers ( J 1 , J 2 , and J 3 , respectively). These high frequency RF launchers are connected by contact and are not soldered to the board.
The thru calibration line, THRU CAL, can calibrate out the board loss effects from the ADRF5026-EVALZ evaluation board measurements to determine the device performance at the pins of the IC. Figure 17 shows the typical board loss for the ADRF5026-EVALZ evaluation board at room temperature, the embedded insertion loss, and the de-embedded insertion loss for the ADRF5026.


Figure 17. Insertion Loss vs. Frequency
Two power supply ports are connected to the VDD and VSS test points, and the ground reference is connected to the GND test point. On the supply traces, VDD and VSS, a 100 pF bypass capacitor filters high frequency noise. Additionally, unpopulated component positions are available for applying extra bypass capacitors.

Two control ports are connected to the EN and CTRL test points. There are provisions for the resistor capacitor (RC) filter to eliminate dc-coupled noise, if needed by the application.
The ADRF5026-EVALZ evaluation board schematic is shown in Figure 18.


Figure 18. Simplified Evaluation Board Schematic


Figure 19. Evaluation Board Component Placement

Table 6. Evaluation Board Components

| Component | Description |
| :--- | :--- |
| RF1_A, RFC_A, RF2_A | End launch connectors, 2.4 mm |
| VDD_A, VSS_A, CTRL_A, EN_A, GND_A | Through-hole mount test points |
| C7, C10 | 100 pF capacitors, 0402 package |
| R3, R4 | $0 \Omega$ resistors, 0402 package |
| U2 | ADRF5026 SPDT switch |

## PROBE MATRIX BOARD

The probe matrix board is a 4-layer board. This board also uses an 8 mil Rogers RO4003 dielectric. The outer copper layers are 0.5 oz ( 0.7 mil ) plated to $1.5 \mathrm{oz}(2.2 \mathrm{mil})$. The RF transmission lines were designed using a CPWG model with a width of 14 mil and a ground spacing of 7 mil to have a characteristic impedance of $50 \Omega$.


Figure 20. Probe Matrix Board Stack Up
Figure 20 and Figure 21 show the stack up and the layout, respectively, of the probe matrix board. Measurements are made using GSG probes at close proximity to the RF pins. Probing reduces the reflections caused by mismatch arising from connectors, cables, and board layout, resulting in a more accurate measurement of insertion loss and return loss. Signal coupling between the RF probes limits the isolation measurement.

The ADRF5026-EVALZ evaluation board is used for making isolation measurements.

RF traces for a through-reflect-line (TRL) calibration are designed on the probe matrix board. Board loss is compensated for by using a nonzero line length at calibration. The actual board duplicates the same layout in matrix form, which allows multiple devices to assemble at once. Insertion loss and return loss measurements are made on this board, while isolation measurements are made on the ADRF5026-EVALZ evaluation board.


Figure 21. Probe Matrix Board Layout

## Narrow-Band Impedance Matching

## 5G mmWave Frequencies

Narrow-band impedance matching on the RF transmission lines can improve return loss and insertion loss for a targeted frequency range. The impedance matched circuit, highlighted in Figure 22, achieves a flat insertion loss response of 2.4 dB from 28 GHz to 43 GHz (see Figure 23). The dimensions of the $50 \Omega$ lines are 14 mil trace width and a 7 mil gap. To implement this impedance matched circuit, an 8 mil trace with a width of 5 mil is inserted between the pin pad and the $50 \Omega$ trace.

Table 7, Figure 23, Figure 24, and Figure 25 show the measured performance of ADRF5026 on the impedance matched circuit on the probe matrix board.


Figure 22. Impedance Matched Circuit
Table 7. Impedance Matched Parameters

| Parameter | Test Condition | Typ | Unit |
| :--- | :--- | :--- | :--- |
| Insertion Loss | See Figure 23 |  |  |
| Between RFC and RF1/RF2 | 100 MHz to 18 GHz | 1.3 | dB |
|  | 18 GHz to 26 GHz | 2.0 | dB |
|  | 26 GHz to 35 GHz | 2.4 | dB |
|  | 35 GHz to 40 GHz | 2.4 | dB |
|  | 40 GHz to 44 GHz | 2.5 | dB |
| Return Loss | See Figure 24 |  |  |
| RFC and RF1/RF2 (On) | 100 MHz to 18 GHz | 17 | dB |
|  | 18 GHz to 26 GHz | 10 | dB |
|  | 26 GHz to 35 GHz | 7 | dB |
|  | 35 GHz to 40 GHz | 9 | dB |
|  | 40 GHz to 44 GHz | 15 | dB |
|  | See Figure 24 |  |  |
|  | 100 MHz to 18 GHz | 18 | dB |
|  | 18 GHz to 26 GHz | 17 | dB |
|  | 26 GHz to 35 GHz | 18 | dB |
|  | 35 GHz to 40 GHz | 12 | dB |
|  | 40 GHz to 44 GHz | 7 | dB |



Figure 23. Insertion Loss vs. Frequency, with Impedance Matching


Figure 24. Return Loss vs. Frequency, with Impedance Matching


Figure 25. Isolation vs. Frequency, with Impedance Matching

## OUTLINE DIMENSIONS



Figure 26. 20-Terminal Land Grid Array [LGA]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body and 0.726 mm Package Height
(CC-20-3)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Marking Code |
| :--- | :--- | :--- | :--- | :--- |
| ADRF5026BCCZN | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $20-$ Terminal Land Grid Array $[\mathrm{LGA}]$ | $\mathrm{CC}-20-3$ | 026 |
| ADRF5026BCCZN-R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $20-$ Terminal Land Grid Array $[\mathrm{LGA}]$ | CC-20-3 | 026 |
| ADRF5026-EVALZ |  | Evaluation Board |  |  |

${ }^{1} Z=$ RoHS Compliant Part.

